Dynamic Reliability Assessment of Vertical GaN Trench MOSFETs with Thick Bottom Dielectric

Yu Zhang, Renqiang Zhu, Member, IEEE, Haolan Qu, Yitian Gu, Huaxing Jiang, Member, IEEE, Kei May Lau, Life Fellow, IEEE, Xinbo Zou, Member, IEEE

Abstract-Dynamic stability of quasi-vertical GaN trench MOSFETs featuring a thick bottom dielectric (TBD) is thoroughly investigated. Degradation in forward drain current was observed as applying gate or drain stressing voltage, and further studied by time-resolved measurements. The drain current of the device can be maintained at 79%, compared to 61% of a reference device without TBD. Meanwhile, repeated switching tests conducted within a short on-state time demonstrate that the current collapse is confined to 10% after 500 switching cycles. The current collapse is related to electron capture at the dielectric/GaN interface, and the introduction of TBD reduces the electric field within the dielectric layer and suppresses the capture process of traps. Positive gate bias-induced threshold instability of the device with and without TBD is investigated. For the device with TBD, a small positive threshold voltage shift of 1 V is obtained. In addition, the effect of drain stressing voltage on devices is also revealed. Highresolution drain current transient spectroscopy displays the drain current reduction, attributing the degradation to captured electrons in the n⁻-GaN layer. A capture activation energy of 0.26 eV is revealed by deep level transient spectroscopy. These findings reveal the efficacy of TBD inclusion in improving gate stability of GaN MOSFETs and underscore the critical importance of highquality epitaxial growth for ensuring the stability of vertical devices. The stability characterization serves as a valuable reference for the development of reliable quasi-vertical GaN **MOSFET** devices.

Index Terms—GaN, dynamic characteristics, vertical trench MOSFET

I. INTRODUCTION

AN is considered as a promising candidate for next generation high voltage and high power electronic devices, due to its superb material properties, including wide bandgap, high breakdown electric field, high mobility, and high electron saturation drift velocity [1, 2]. Vertical GaN devices have been attracting extensive attention as vertical structure provides efficient current spreading and improved voltage blocking capability. A high breakdown voltage can be achieved by increasing the drift layer thickness, without expanding the footprints of the devices. This feature makes them well-suited for high power applications, such as power electronics and grid-tied inverters. In addition, uniform distribution of the electric field throughout the vertical structure mitigates the surface state issue of the lateral device counterpart, which can alleviate the degradation in dynamic onresistance and current collapse.

Recently, various types of vertical GaN MOSFETs have been fabricated and reported, including the current aperture vertical electron transistor (CAVET) [3-6], vertical fin MOSFETs [7-11], and vertical trench MOSFETs [12-22]. However, gate opening for the trench structure may induce defects, leading to high-density surface charges that can damage the on-state behavior and dynamic performance of devices. To address this issue, interface engineering and gate stack optimization are recommended to suppress surface traps. A low average interface trap density of GaN surface was found by piranha cleaning [23, 24]. Vertical trench MOSFETs were fabricated on bulk GaN substrates using in-situ Al₂O₃ dielectric and GaN interlayer [18]. The device achieved a high breakdown field of 1.6 MV/cm without edge termination. Vertical GaN trench MOSFETs with an on-current of more than 1 A and a breakdown voltage of 485 V have been fabricated and reported by simultaneous piranha cleaning and thick bottom dielectric (TBD) [14, 15].

In addition, some studies have been conducted on the dynamic performance of GaN trench MOSFETs. Improvement of dynamic R_{on} in trench MOSFETs was achieved using a combination of the Reactive Ion Etching (RIE) dry etch and the tetramethylammonium hydroxide (TMAH) wet etch [19]. With this process combination, the dynamic R_{on} was reduced by over 10 times for the same drain stressing voltage. In a separate study, MOSFETs with a bilayer of Al₂O₃ and GaN exhibited a 30% lower switching loss compared to MOSFETs with Al₂O₃ only [20]. An improved breakdown robustness of the GaN vertical MOSFETs with a bilayer insulator (Al₂O₃ and SiO₂) was also revealed [25]. Additionally, the positive bias-induced threshold voltage instability (PBTI) of GaN trench MOSFETs in the high-

Renqiang Zhu is with Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China, Shenzhen, China and was with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong

Huaxing Jiang is with the School of Microelectronics, South China University of Technology, Guangzhou, China.

Kei May Lau is with Division of Emerging Interdisciplinary Areas, The Hong Kong University of Science and Technology, Sai Kung, Hong Kong (e-mail: eekmlau@ust.hk).

Xinbo Zou is with SIST, ShanghaiTech University, Shanghai, China, (e-mail: zouxb@shanghaitech.edu.cn).

This work was supported by ShanghaiTech University Startup Fund 2017F0203-000-14, the National Natural Science Foundation of China (Grant No. 52131303), Natural Science Foundation of Shanghai (Grant No. 22ZR1442300), and in part by CAS Strategic Science and Technology Program under Grant No. XDA18000000. (Corresponding Authors: Xinbo Zou; Kei May Lau.)

Yu Zhang, Haolan Qu, and Yitian Gu are with SIST, ShanghaiTech University, Shanghai, China, Shanghai Institute of Microsystem and Information Technology, CAS, China, and also with the University of Chinese Academy of Sciences, Beijing, China.



Fig. 1. (a) Cross-sectional schematics of fabricated quasivertical GaN trench MOSFET (a) with and (b) without TBD. Cross-sectional SEM images of the gate trench region of devices (c) with TBD and (d) without TBD. The yellow dashed box refers to the TBD. (e) Transfer (inset: gate leakage) and (f) output characteristics of vertical MOSFET with TBD.

temperature regime was also investigated [26]. A nonmonotonic recovery transient was discovered.

Despite the fact that DC performance and gate instability of GaN vertical MOSFET has been documented, time-resolved dynamic behaviors and the impact of drain stressing voltage on the conduction performance of MOSFET have not been thoroughly investigated. Additionally, improved DC performance has been reported by inserting a TBD. However, a comprehensive understanding on gate stability of such a trench device is currently still missing.

In this work, a comprehensive study on the dynamic characteristics of GaN quasi-vertical trench MOSFETs with TBD is reported. The influence of gate and drain voltages on quasi-vertical MOSFETs with and without TBD is investigated through DC test with varying measurement durations. The variation of drain current (I_{ds}) is analyzed through time-resolved Ids from off-state to on-state with various base durations. The degradation of I_{ds} during the repeated switching cycles is also revealed. Threshold voltage (V_{th}) instabilities of MOSFETs upon gate stressing voltage ($V_{gs,stress}$) is characterized by PBTI test. In addition, pulsed output curve and drain current transient spectroscopy (DCTs) are performed to extract the variation of I_{ds} with drain stressing voltage. The shift of V_{th} with various drain stressing voltages is also displayed. Related trap properties are studied by deep level transient spectroscopy (DLTS). The results indicate that quasi-vertical GaN MOSFET with TBD is favorable for improving gate stability. The insight gained from drain instability can be used to optimize the stability of GaN quasi-vertical trench MOSFET devices.

II. FABRICATION

Fig.1 (a) displays a cross-sectional schematic of the quasi-



2

Fig. 2. Transfer characteristics of vertical MOSFET (a) without and (c) with TBD for different measurement times. Output characteristics of vertical MOSFET (b) without and (d) with TBD for different measurement times.

vertical trench GaN MOSFETs with thick bottom dielectric. The n+-p-n--n+-GaN structures were grown by metal organic chemical vapor deposition (MOCVD) on sapphire substrates. The epilayer consisted of a 1-µm i-GaN buffer, a 1-µm n⁺-GaN [Si: 5 $\times 10^{18}$ cm⁻³], a 2.5-µm n⁻-GaN drift layer [Si: 5 $\times 10^{16}$ cm^{-3}], a 400-nm p-GaN body [Mg: 2.3 × 10¹⁹ cm⁻³], and a 200nm n⁺-GaN layer [Si: 5×10^{18} cm⁻³] from bottom to top. The fabrication process has been reported in our previous work [15]. A 50-nm Al₂O₃ gate was deposited as dielectric using atomic layer deposition (ALD). To establish the bottom dielectric layer, a layer of ethylene octene copolymer (EOC) was uniformly coated. The EOC has a dielectric constant of 3.6, a breakdown field of 4.1 MV/cm, and a glass transition temperature of 230 °C. The filling process was followed by curing at 150 °C for 30 minutes on a hotplate. Subsequently, a selective etching procedure using O₂ plasma was employed to remove excess EOC material, leaving a thickness of approximately 560 nm EOC exclusively within the gate trench. In our previous work, the influence of TBD thickness on the device has been reported [15]. When the thickness of TBD was increased, the peak electric field at the bottom of the trench decreased, and the breakdown voltage and BFOM increase. The breakdown voltage and BFOM tended to saturate as the TBD thickness continues to increase above 500 nm. Therefore, in this work, the TBD thickness is chosen to be ~560 nm. In addition, as shown in Fig.1 (b), a trench MOSFET that shares the same fabrication process, except TBD, was used to compare dynamic characteristics of MOSFETs with TBD. After device fabrication, the gate stack of the devices with and without TBD were characterized using scanning electron microscopy (SEM), as shown in Fig. 1 (c) and (d). The yellow dashed box refers to the TBD. The devices featured a rectangular gate trench with a $2 \ \mu m \times 100 \ \mu m$ area. The active area of the device for specific on-resistance and current density normalization is calculated as (2 μ m trench length +2.5 μ m drift region thickness) × (100 μ m

This article has been accepted for publication in IEEE Transactions on Device and Materials Reliability. This is the author's version which has not been fully edited and content may change prior to final publication. Citation information: DOI 10.1109/TDMR.2024.3408293

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

trench width +2.5 μ m drift region thickness) = 461.25 μ m², considering the lateral current spreading length (2.5 μ m) in the drift region.

III. DISCUSSION AND RESULTS

Fig. 1 (e) shows the transfer characteristics of the quasi-vertical trench GaN MOSFETs with TBD. The V_{th} is determined as 3.5 V, which is defined as the I_{ds} reaching 1 A/cm². The fabricated device exhibits a subthreshold swing (SS) of 0.78 V/dec. Additionally, a gate leakage of 1×10^{-7} A/cm² can be observed at $V_{gs} = -20$ V, as shown in the inset of Fig. 1 (e). Fig. 1 (f) illustrates the output curves of the device. A high I_{ds} density of 1.2 kA/cm² is obtained at $V_{gs} = 9$ V and $V_{ds} = 10$ V. The $R_{on,sp}$ calculated from the linear region is 2.8 m $\Omega \cdot \text{cm}^2$.

A. Degradation Induced by On-state Setting

Fig.2 (a) illustrates the transfer characteristics of the GaN vertical MOSFET without TBD under various measurement times. The measurement time refers to the total duration of the DC sweep. As the measurement time is prolonged, V_{th} of the device displays a positive shift. A larger V_{th} shift (ΔV_{th}) of 0.75 V is observed as the measurement time is extended to 100 ms. In addition, the increase of the measurement time also contributes to the current collapse, as shown in Fig.2 (b). A 36% current collapse can be achieved with a measurement time of 20 ms (compared to I_{ds} at 200 µs). Fig.2 (c) – (d) show the transfer and output characteristics of the device with TBD. The device with TBD exhibits a lower shift of V_{th} at the same measurement time compared to the device without TBD. When the measurement time is extended to 100 ms, the V_{th} of the device only shifts by 0.35 V. Meanwhile, the output I_{ds} at measurement time of 20 ms still remain 86 % of initial value (I_{ds} extracted at 200 µs), as shown in Fig.2 (d). These results indicate that the devices are affected by the voltage stressing, including gate and drain stressing voltage during the on-state duration. The device with TBD exhibits more stable performance due to the effective reduction of the electric field by TBD [15], thus suppressing the trapping effect in the gate region. A thick oxide layer on the bottom of the gate trench has also been employed in vertical SiC MOSFET for relieving the electric field strength of the gate oxide layer [27, 28]. Similarly, the enhancement of I_{ds} density and a decrease in on-resistance were observed in vertical GaN MOSFET by the insertion of an MOCVD-regrown GaN interlayer between the n-p-n trenched structure and the dielectric [22].

Fig.3 displays the variation of the I_{ds} of the devices in the onstate process. Fig.3 (a) shows the waveform of short-term timeresolved measurement, including the gate stressing stage and the on-state. An initial drain current ($I_{ds,fresh}$) is measured before the gate stressing stage. The gate stressing voltage is [(V_{gs}, V_{ds}) = (6 V, 0 V)]. During the device switches from gate stressing stage to the on-state [(V_{gs}, V_{ds}) = (8 V, 5 V)], $I_{ds,dynamic}$ is extracted at various time points. The normalized I_{ds} is defined as $I_{ds,dynamic} / I_{ds,fresh}$. The measurement duration of stressing stage and on-state are defined as base time (t_{base}) and on-state time (t_{on}), respectively. As shown in Fig.3 (b), the I_{ds} decreases



Fig. 3. (a) The waveform of short-term time-resolved measurement. The variation in I_{ds} of the device (b) without and (c) with TBD as a function of t_{on} with various t_{base} at $V_{gs,stress} = 6V$.

by 20 % after the device is exposed to a $V_{gs,stress}$ of 6 V for 7 ms. I_{ds} will further decline with longer t_{base} and t_{on} . When the t_{base} is increased to 100 ms, the current degradation increases to 39% for a t_{on} of 1 ms. However, the I_{ds} degrades inconspicuously after the device with TBD is subjected to the same $V_{gs,stress}$ for 7 ms and 10 ms, as shown in Fig.3 (c). As the t_{base} increases to 100 ms, only a small current degradation of 5% is observed. The device with TBD displays a current degradation of 21% after maintaining the operating voltage for 1 ms. The results verify the degradation of conduction characteristics during onstate duration. This degradation is related to the operating voltage during on-state duration, as the forward gate and drain



Fig. 4. (a) The waveform of repeated switching measurement. The variation in I_{ds} as a function of switching cycle with various t_{base} at $V_{gs,stress}$ of (b) 0 V and (c) 6 V.

voltages imposed stress on the device. A longer t_{on} and t_{base} will lead to severer degradation of device performance. The faster degradation rate of the devices in the on-state indicates that the combined effect of gate and drain stress accelerates the degradation of the device.

Fig.4 shows the variation in I_{ds} of the device with and without TBD during the repeated switching process. Fig.4 (a) displays the waveform of repeated switching measurement. As shown in Fig.4 (b), after 500 switching repetitions, the device without TBD demonstrates a 15% reduction in I_{ds} , given a t_{base} of 1ms and a $V_{gs,stress}$ of 0V. As the t_{base} increases, the I_{ds} degradation gradually diminishes. The introduction of TBD into the device leads to a decrease in I_{ds} degradation from 15% to 6% at a t_{base} of 1 ms. When the t_{base} is extended to 10 ms, the I_{ds} degradation is only 4% after 500 switching repetitions. As shown in Fig.4 (c), when the $V_{gs,stress}$ is increased to 6 V, the I_{ds} of the device without TBD decreases by 26% for a t_{base} of 1 ms. An increase in t_{base} results in a more pronounced decrease in I_{ds} . The device with TBD exhibits a minor I_{ds} degradation of 6% when t_{base} is



4

Fig. 5. (a) The V_{th} instability test waveform. (b) ΔV_{th} of the MOSFET with and without TBD at a $V_{gs,stress}$ of 6V.

set to 1 ms. Even if the t_{base} is extended to 10 ms, the I_{ds} degradation remains within 10%.

This phenomenon of I_{ds} degradation in repeated switching is principally attributed to the effect of on-state stressing voltage. When the device is in the on-state, the I_{ds} decreases (as also mentioned in Fig.3). Then the device gradually recovers during the stressing process with a $V_{gs,stress}$ of 0V, resulting in a smaller degradation of I_{ds} as the t_{base} increases [Fig.4 (b)]. However, when a positive $V_{gs,stress}$ is applied, the device continues to degrade during the stressing stage, a more noticeable I_{ds} degradation is found with a longer t_{base} [Fig.4 (c)]. This additional degradation is associated with interface traps of the dielectric layer. When a positive gate stressing is applied to the device, electrons in the conductive channel are captured by interface traps, leading to a decrease in I_{ds} . Compared with the device without TBD, the device with TBD effectively relieves the electric field strength of interface at the corner of the gate trench, thus suppressing the electric field-dependent trapping effect. Therefore, the device with TBD exhibits improved gate stability.

B. Degradation Induced by V_{gs,stress} / V_{ds,stress}

Fig.5 shows the time-dependent variation of the V_{th} at a $V_{gs,stress}$ of 6 V. The V_{th} instability is evaluated through Measure-Stress-Measure tests, the tests waveform is shown in Fig.5 (a). This measurement technique consists of an initial $I_{ds}-V_{gs}$ sweep, a stressing process, and a measurement process. The measurement point is $(V_{gs}, V_{ds}) = (4 \text{ V}, 1 \text{ V})$. The I_{ds} data recorded during the measurement process is converted to ΔV_{th}

© 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

by the initial $I_{ds}-V_{gs}$, as shown in the inset of Fig. 5 (a). As shown in Fig. 5 (b), when the MOSFETs are subjected to a positive $V_{gs,stress}$, a positive V_{th} shift can be observed. A ΔV_{th} of 0.9 V is extracted in MOSFET without TBD for a stressing time of 1ms. When the stressing time is extended to 1s, the ΔV_{th} increases to 1.2 V. Compared with the MOSFET without TBD, the MOSFET with TBD exhibits a lower ΔV_{th} of 0.75 V for 1ms. ΔV_{th} only increases to 0.98 V as the stressing time is prolonged to 1s. The positive shift in V_{th} has also been reported in GaN quasi-vertical MOSFETs with some other representative dielectrics. A MOSFET with a bilayer insulator (including 2.5nm Al₂O₃ and 35-nm SiO₂) achieved a V_{th} shift of about 1.25 V with a positive $V_{gs,stress}$ of 3 V [25]. A trench MOSFET with 35nm Al₂O₃ showed a ΔV_{th} of 1.2 V extracted by double pulsed test under a $V_{gs,stress}$ of 6 V [29]. In this work, the device with a 50-nm Al₂O₃ dielectric and TBD displays a lower ΔV_{th} of 0.9 V. These results indicate that this device has good V_{th} stability with gate trench treatment and TBD. The positive shift of V_{th} is related to trap states in the gate dielectric and at the dielectric/GaN interface. These trap states will capture electrons when the gate is applied with positive stressing voltage. Captured electrons reduce electron concentration and contribute to a positive shift of V_{th} .

Fig.6 shows the pulsed I-V characteristics of the quasivertical device with TBD for various drain stressing voltages $(V_{ds.stress})$. During the measurement, the device is repeatedly switched between the testing stage and the drain stressing stage. The bias condition of the testing stage is $(V_{gs}, V_{ds}) = (8 \text{ V}, 5 \text{ V}).$ The drain stressing voltages range from 4V to 8V. As shown in Fig.6 (a), when the device is subjected to a $V_{ds,stress}$, a reduced I_{ds} can be observed. A current collapse of 16% is extracted for a $V_{ds,stress}$ of 4 V at a period time of 500 ns and a pulse width time of 1 ms. The current collapse exhibits an escalating trend with increasing $V_{ds,stress}$, reaching 44% at an enhanced $V_{ds,stress}$ of 8 V. Fig.6 (b) displays the pulsed I-V performed over a longer period time of 5ms. The current collapse increased to 20% with the same $V_{ds,stress}$ of 4 V. When the $V_{ds,stress}$ is increased to 8 V, a current collapse of 48% is obtained. These results indicate the $V_{ds,stress}$ also contributes to the degradation of device conduction characteristics. The degradation observed in this measurement is mainly caused by $V_{ds,stress}$ due to the much shorter pulse width of 500 ns. The reduction of I_{ds} is related to the electron trapping in the n-GaN layer. Biasing a forward voltage on the drain terminal of the device (gate voltage is 0 V) is equivalent to applying a reverse voltage to the PIN structure. Thus, the space charge region is increased and electrons are captured by traps in the n⁻-GaN layer, resulting in a decrease in current. A higher $V_{ds,stress}$ widens the space charge region, leading to an increase in captured electrons and a larger current collapse. Additionally, a longer period time for applying $V_{ds,stress}$ results in an augmented current collapse. Compared with the device without TBD, no additional treatment is applied to the drain region or epilayer of the device with TBD. The instability of the device with TBD is only studied in the case of the drain stressing.

Fig.7 shows the drain current transient spectroscopy of the



Fig. 6. Pulsed I_{ds} - V_{ds} characteristics of GaN MOSFET with TBD under different $V_{ds,stress}$ for pulse width of 500 ns and pulse period of (a) 1 ms and (b) 5 ms.



Fig. 7. (a) The drain current transient measurement waveform. The variation in I_{ds} of the device with TBD at various $V_{ds,stress}$ during (b) stressing and (c) recovery process.

device with TBD at different $V_{ds,stress}$. Fig.7 (a) shows the drain current transient measurement waveform. The measurement consists of stressing and recovery process. Fig.7 (b) displays the I_{ds} as a function of stressing time at a fixed measurement point of $(V_{gs}, V_{ds}) = (8 \text{ V}, 5 \text{ V})$. As the stressing time is extended, the I_{ds} decreases due to the capture of electrons by trap states in the

n⁻-GaN layer. I_{ds} reduces to 36% for a stressing time of 1 s and a $V_{ds,stress}$ of 4 V. The decrease of I_{ds} is accelerated with a relatively higher $V_{ds,stress}$. When the $V_{ds,stress}$ is 8 V for 1 s, the current collapse enhances to 57.6%. Fig.7 (c) shows the variation of I_{ds} during the recovery process after the device is exposed to a stressing time of 1 s. The devices repeatedly switch between the recovery state and the on-state. The bias condition of the recovery state is $(V_{gs}, V_{ds}) = (0 \text{ V}, 0 \text{ V})$. Recovery time refers to the time the device is in the recovery process. During the recovery process, a slow recovery velocity is observed. After the device naturally recovers for 1 s, the I_{ds} does not returns to the initial state. The time-resolved I_{ds} verifies the decrease of I_{ds} during the drain stressing process. When a relatively higher $V_{ds,stress}$ is biased to the device, a quicker degradation is observed. However, slow recovery velocity is also discovered, which indicates the related traps exhibit a longer recovery time constant. A long period of time is required to restore the device to its initial state after being exposed Vds, stress.

Fig.8 shows the variation of V_{th} in the device with TBD as a function of stressing time under various positive $V_{ds,stress}$ conditions ($V_{gs,stress} = 0$ V). When the device is biased to a positive drain stressing voltage, V_{th} shifts to the positive direction. A ΔV_{th} of 0.07 V can be obtained with a $V_{ds,stress}$ of 2 V for a stressing time of 1 ms. With a stressing time of 1 s, a ΔV_{th} of 0.38 V is extracted. A larger ΔV_{th} is observed with increasing $V_{ds,stress}$ at the same stressing time. When $V_{ds,stress}$ is enhanced to 6 V, a ΔV_{th} of 0.52 V is displayed for a stressing time is extended to 1 s. This positive shift of V_{th} is associated with the degradation of I_{ds} . I_{ds} is reduced when the device is exposed to a positive $V_{ds,stress}$. During the stressing process, the traps in the n⁻-GaN will capture the carriers, contributing to the reduction of I_{ds} and the positive shift of V_{th} .

Fig.9 shows the results of temperature-scanning DLTS measurement conducted on the quasi-vertical GaN MOSFET with TBD. The measurement is performed on the source and drain terminal of device, the gate terminal is floated. The tested structure can be regarded as a PIN structure, where the body electrode contacts the p-GaN. Biasing a reverse voltage U_R of -10 V on source terminal is equivalent to applying drain stressing voltage to the device. Filling pulse U_P , filling pulse width t_P , and measurement period T_W are set to 1 V, 1 ms, and 500 ms, respectively. As shown in Fig.9 (a), DLTS signal reveals a majority carrier trap named E1 at 210 K. Fig.9 (b) displays the Arrhenius plot of E1 obtained from DLTS spectra. From the Arrhenius analysis, the activation energy E_A can be extracted to be 0.26 eV. This majority carrier trap energy is also reported in our previous study of GaN PIN diode [30]. The traps probably originate from nitrogen vacancies generated in the GaN epitaxial growth process [31]. Due to the much higher doping concentration in the p-GaN layer compared to the n⁻-GaN layer, the space charge region is primarily located in the n⁻ -GaN layer, suggesting that the traps are mainly distributed in the n⁻-GaN layer. Consequently, electrons can be captured in the traps when the device is exposed to the positive $V_{ds,stress}$,



6

Fig. 9. (a) DLTS spectra from 25 K to 350 K. (b) Arrhenius plot of E1.

leading to the degradation of I_{ds} and shift of V_{th} . The findings reveal that bulk traps remain the primary contributor to device instability, emphasizing the critical importance of high-quality epitaxial growth for ensuring the stability of vertical devices.

V. CONCLUSION

In conclusion, a comprehensive investigation on dynamic instability of quasi-vertical GaN trench MOSFET with or without TBD is reported. When the devices operate in on-state, a larger V_{th} and a reduced I_{ds} are obtained with extending onstate duration. This I_{ds} degradation in the on-state is caused by gate and drain stressing voltage. The short-term time-resolved I_{ds} confirms the variation of I_{ds} in on-state for a switching cycle. The results demonstrate a current collapse of 21% in the device with TBD, outperforming 39% observed in MOSFETs without TBD. Furthermore, even after 500 repeated switching cycles under a $V_{gs,stress}$ of 6 V, the TBD device maintains a limited current collapse of only 10% for a short ton. NBTI measurement displays the effect of $V_{gs,stress}$ on the V_{th} , a V_{th} shift of 1 V is recorded with a gate stressing of 6 V, which is attributed to electron capture at the dielectric/GaN interface. In addition, exposure to off-state drain bias stressing also induces a

decreased I_{ds} , amounting to 57.6% under a $V_{ds,stress}$ of 8V measured in DCTs. This reduction in current is accompanied by a positive shift in V_{th} . A ΔV_{th} of 1.34 V can be obtained with a $V_{ds,stress}$ of 6 V for the stressing time of 1 s. This deterioration in conduction characteristics is attributed to traps in the n⁻-GaN layer, with a capture activation energy of 0.26 eV extracted by DLTS. These findings collectively indicate that quasi-vertical GaN MOSFETs with TBD exhibit improved gate stability. Bulk traps remain the predominant factor contributing to device instability, underscoring the crucial significance of high-quality epitaxial growth for maintaining the stability of vertical devices. The detailed analysis of the impact of gate and drain stressing on conduction performance provides valuable insights for optimizing the overall performance of GaN quasi-vertical MOSFET devices.

REFERENCES

- M. Meneghini, C. De Santi, I. Abid, M. Buffolo, M. Cioni, R. A. Khadar et al., "GaN-based power devices: Physics, reliability, and perspectives," *Journal of Applied Physics*, vol. 130, no. 18, p. 181101, 2021, doi: 10.1063/5.0061354.
- H. Amano, Y. Baines, E. Beam, M. Borga, T. Bouchet, P. R. Chalker et al., "The 2018 GaN power electronics roadmap," *Journal of Physics D: Applied Physics*, vol. 51, no. 16, p. 163001, 2018, doi: 10.1088/1361-6463/aaaf9d.
- [3] D. Ji, M. A. Laurent, A. Agarwal, W. Li, S. Mandal, S. Keller, and S. Chowdhury, "Normally OFF Trench CAVET With Active Mg-Doped GaN as Current Blocking Layer," *IEEE Transactions on Electron Devices*, vol. 64, no. 3, pp. 805-808, 2017, doi: 10.1109/TED.2016.2632150.
- [4] S. Chowdhury, M. H. Wong, B. L. Swenson, and U. K. Mishra, "CAVET on Bulk GaN Substrates Achieved With MBE-Regrown AlGaN/GaN Layers to Suppress Dispersion," *IEEE Electron Device Letters*, vol. 33, no. 1, pp. 41-43, 2012, doi: 10.1109/LED.2011.2173456.
- [5] S. Chowdhury, B. L. Swenson, and U. K. Mishra, "Enhancement and Depletion Mode AlGaN/GaN CAVET With Mg-Ion-Implanted GaN as Current Blocking Layer," *IEEE Electron Device Letters*, vol. 29, no. 6, pp. 543-545, 2008, doi: 10.1109/LED.2008.922982.
- [6] D. Ji, A. Agarwal, H. Li, W. Li, S. Keller, and S. Chowdhury, "880 V/ 2.7 mΩ·cm² MIS Gate Trench CAVET on Bulk GaN Substrates," *IEEE Electron Device Letters*, vol. 39, no. 6, pp. 863-865, 2018, doi: 10.1109/LED.2018.2828844.
- [7] Y. Zhang, M. Sun, J. Perozek, Z. Liu, A. Zubair, D. Piedra *et al.*, "Large-Area 1.2-kV GaN Vertical Power FinFETs With a Record Switching Figure of Merit," *IEEE Electron Device Letters*, vol. 40, no. 1, pp. 75-78, 2019, doi: 10.1109/LED.2018.2880306.
- [8] M. Sun, Y. Zhang, X. Gao, and T. Palacios, "High-Performance GaN Vertical Fin Power Transistors on Bulk GaN Substrates," *IEEE Electron Device Letters*, vol. 38, no. 4, pp. 509-512, 2017, doi: 10.1109/LED.2017.2670925.
- [9] M. Xiao, T. Palacios, and Y. Zhang, "ON-Resistance in Vertical Power FinFETs," *IEEE Transactions on Electron Devices*, vol. 66, no. 9, pp. 3903-3909, 2019, doi: 10.1109/TED.2019.2928825.
- [10] H. Wang, M. Xiao, K. Sheng, T. Palacios, and Y. Zhang, "Switching Performance Analysis of Vertical GaN FinFETs: Impact of Interfin Designs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 9, no. 2, pp. 2235-2246, 2021, doi: 10.1109/JESTPE.2020.2980445.
- [11]Y. Zhang and T. Palacios, "(Ultra)Wide-Bandgap Vertical Power FinFETs," *IEEE Transactions on Electron Devices*, vol. 67, no. 10, pp. 3960-3971, 2020, doi: 10.1109/TED.2020.3002880.
- [12] T. Oka, Y. Ueno, T. Ina, and K. Hasegawa, "Vertical GaN-based trench metal oxide semiconductor field-effect transistors on a free-standing GaN substrate with blocking voltage of 1.6 kV," *Applied Physics Express*, vol. 7, no. 2, p. 021002, 2014, doi: 10.7567/APEX.7.021002.
- [13]R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, "Effects of p-GaN Body Doping Concentration on the ON-State Performance of Vertical GaN Trench MOSFETs," *IEEE Electron Device Letters*, vol. 42, no. 7, pp. 970-973, 2021, doi: 10.1109/LED.2021.3080260.

[14] R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, "GaN quasi-vertical trench MOSFETs grown on Si substrate with ON-current exceeding 1 A," *Applied Physics Express*, vol. 15, no. 12, p. 121004, 2022, doi: 10.35848/1882-0786/aca26e.

7

- [15] R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, "Enhancing ON- and OFF-State Performance of Quasi-Vertical GaN Trench MOSFETs on Sapphire With Reduced Interface Charges and a Thick Bottom Dielectric," *IEEE Electron Device Letters*, vol. 43, no. 3, pp. 346-349, 2022, doi: 10.1109/LED.2022.3146276.
- [16] R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, "Vertical GaN trench MOSFETs with step-graded channel doping," *Applied Physics Letters*, vol. 120, no. 24, p. 242104, 2022, doi: 10.1063/5.0088251.
- [17] R. Li, Y. Cao, M. Chen, and R. Chu, "600 V/1.7Ω Normally-Off GaN Vertical Trench Metal–Oxide–Semiconductor Field-Effect Transistor," *IEEE Electron Device Letters*, vol. 37, no. 11, pp. 1466-1469, 2016, doi: 10.1109/LED.2016.2614515.
- [18] C. Gupta, C. Lund, S. H. Chan, A. Agarwal, J. Liu, Y. Enatsu *et al.*, "In Situ Oxide, GaN Interlayer-Based Vertical Trench MOSFET (*OG-FET*) on Bulk GaN substrates," *IEEE Electron Device Letters*, vol. 38, no. 3, pp. 353-355, 2017, doi: 10.1109/LED.2017.2649599.
- [19] D. Ji, W. Li, A. Agarwal, S. H. Chan, J. Haller, D. Bisi *et al.*, "Improved Dynamic R_{on} of GaN Vertical Trench MOSFETs (OG-FETs) Using TMAH Wet Etch," *IEEE Electron Device Letters*, vol. 39, no. 7, pp. 1030-1033, 2018, doi: 10.1109/LED.2018.2843335.
- [20]D. Ji, W. Li, and S. Chowdhury, "A Study on the Impact of Channel Mobility on Switching Performance of Vertical GaN MOSFETs," *IEEE Transactions on Electron Devices*, vol. 65, no. 10, pp. 4271-4275, 2018, doi: 10.1109/TED.2018.2864260.
- [21]B. Chatterjee, D. Ji, A. Agarwal, S. H. Chan, S. Chowdhury, and S. Choi, "Electro-Thermal Investigation of GaN Vertical Trench MOSFETs," *IEEE Electron Device Letters*, vol. 42, no. 5, pp. 723-726, 2021, doi: 10.1109/LED.2021.3065362.
- [22] C. Gupta, S. H. Chan, Y. Enatsu, A. Agarwal, S. Keller, and U. K. Mishra, "OG-FET: An In-Situ Oxide, GaN Interlayer-Based Vertical Trench MOSFET," *IEEE Electron Device Letters*, vol. 37, no. 12, pp. 1601-1604, 2016, doi: 10.1109/LED.2016.2616508.
- [23] N. Nepal, N. Y. Garces, D. J. Meyer, J. K. Hite, M. A. Mastro, and C. R. E. Jr, "Assessment of GaN Surface Pretreatment for Atomic Layer Deposited High-k Dielectrics," *Applied Physics Express*, vol. 4, no. 5, p. 055802, 2011, doi: 10.1143/APEX.4.055802.
- [24]T. Hossain, D. Wei, J. H. Edgar, N. Y. Garces, N. Nepal, J. K. Hite *et al.*, "Effect of GaN surface treatment on Al₂O₃/n-GaN MOS capacitors," *Journal of Vacuum Science & Technology B*, vol. 33, no. 6, p. 061201, 2015, doi: 10.1116/1.4931793.
- [25] K. Mukherjee, C. De Santi, M. Borga, S. You, K. Geens, B. Bakeroot *et al.*, "Use of Bilayer Gate Insulator in GaN-on-Si Vertical Trench MOSFETs: Impact on Performance and Reliability," *Materials*, vol. 13, no. 21, p. 4740, 2020, doi: 10.3390/ma13214740.
- [26]D. Favero, A. Cavaliere, C. D. Santi, M. Borga, W. G. Filho, K. Geens et al., "High- Temperature PBTI in Trench-Gate Vertical GaN Power MOSFETs: Role of Border and Semiconductor Traps," in 2023 IEEE International Reliability Physics Symposium (IRPS), 2023, pp. 1-6, doi: 10.1109/IRPS48203.2023.10117667.
- [27] H. Takaya, J. Morimoto, K. Hamada, T. Yamamoto, J. Sakakibara, Y. Watanabe, and N. Soejima, "A 4H-SiC trench MOSFET with thick bottom oxide for improving characteristics," presented at the 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD), 26-30 May, 2013, doi: 10.1109/ISPSD.2013.6694394.
- [28] A. Agarwal, K. Han, and B. J. Baliga, "Analysis of 1.2 kV 4H-SiC Trench-Gate MOSFETs with Thick Trench Bottom Oxide," presented at the 2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), 31 Oct.-2 Nov., 2018, doi: 10.1109/WiPDA.2018.8569070.
- [29]K. Mukherjee, M. Borga, M. Ruzzarin, C. De Santi, S. Stoffels, S. You et al., "Analysis of threshold voltage instabilities in semi-vertical GaN-on-Si FETs," *Applied Physics Express*, vol. 13, no. 2, p. 024004, 2020, doi: 10.35848/1882-0786/ab6ddd.
- [30] Y. Zhang, X. Zhang, M. Zhu, J. Chen, C. W. Tang, K. M. Lau, and X. Zou, "Forward Conduction Instability of Quasi-Vertical GaN p-i-n Diodes on Si Substrates," *IEEE Transactions on Electron Devices*, vol. 67, no. 10, pp. 3992-3998, 2020, doi: 10.1109/TED.2020.3012422.
- [31]A. Y. Polyakov and I.-H. Lee, "Deep traps in GaN-based structures as affecting the performance of GaN devices," *Materials Science and Engineering: R: Reports*, vol. 94, pp. 1-56, 2015, doi: 10.1016/j.mser.2015.05.001.