

Fully- and Quasi-Vertical GaN-on-Si p-i-n Diodes: High Performance and Comprehensive Comparison

Xu Zhang, *Student Member, IEEE*, Xinbo Zou, *Member, IEEE*, Xing Lu, Chak Wah Tang, and Kei May Lau, *Fellow, IEEE*

Abstract—We report growth and fabrication of fully- and quasi-vertical GaN-on-Si p-i-n diodes. A record high Baliga figure of merit of 304 and 152 MW/cm² is reported for fully- and quasi-vertical GaN-on-Si p-i-n diodes, respectively. A comprehensive comparison has been made between the two kinds of diodes in regard ON-resistance, breakdown voltage, and switching performance. An ultralow differential ON-resistance of 0.5 and 1.0 mΩ · cm² has been demonstrated for quasi- and fully-vertical diodes with a diameter of 60 μm at 3 kA/cm². Current crowding effect in the n-GaN was a dominant factor of R_{ON}, especially for large size quasi-vertical diodes at high current density. A high V_{br} of 390 V has been demonstrated for the two types of device structures, regardless of device diameters. The same breakdown voltage and low off-state leakage indicated the reliability of fully-vertical device fabrication that reflects intrinsic properties of the grown epilayers. The two kinds of diodes share similar switching performance, which is much superior to a commercial fast-recovery Si diode as a reference. The device characteristics show promising potential of both fully- and quasi-vertical diodes for low-cost high-power applications.

Index Terms—Baliga figure of merit (FOM), fully-vertical p-i-n diodes, GaN-on-Si, high breakdown voltage, low ON-resistance, power switching, quasi-vertical diodes.

Manuscript received October 28, 2016; revised December 22, 2016; accepted December 27, 2016. Date of publication January 27, 2017; date of current version February 24, 2017. This work was supported in part by the Research Grants Council Theme-Based Research Scheme of the Hong Kong Special Administrative Region Government under Grant T23-612/12-R, in part by the Research Grants Council of the Hong Kong Special Administrative Region under Project 16213915, and in part by the National Natural Science Foundation of China under Grant 51507131. The review of this paper was arranged by Editor D. Disney. (Xu Zhang and Xinbo Zou contributed equally to this work.)

X. Zhang and C. W. Tang are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong.

X. Zou and K. M. Lau are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology (HKUST), Hong Kong, and also with the HKUST Jockey Club Institute for Advanced Study, HKUST, Hong Kong (e-mail: eexinbo@ust.hk; eekmlau@ust.hk).

X. Lu was with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, and is now with the State Key Laboratory of Electrical Insulation and Power Equipment, School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2017.2647990

I. INTRODUCTION

II-N semiconductor materials have enabled various electronic devices for the next generation solid-state lighting, high frequency, and high power applications, due to their superior material properties, including wide energy bandgap, high critical electrical field, and good thermal dissipation capability [1]–[4]. In addition to the lateral structure devices, such as AlGaN/GaN HEMTs [5] and Schottky diodes [6], [7], there has been extensive research interest in the development of GaN devices with vertical structure, including vertical diodes and vertical transistors recently [3], [8]–[10]. The vertical electron devices feature high breakdown voltage with a small device size, good thermal performance, and integration flexibility [8], [9]. Among the GaN vertical devices, junction-based p-i-n diodes have been extensively studied due to their small conduction loss, low reverse leakage current, and high breakdown voltage [8], [11]–[13]. Recently, dramatic progress and excellent device performance have been demonstrated for fully-vertical p-i-n diodes on conductive n-GaN substrates through homoepitaxial growth [8], [11]. However, bulk GaN substrates with low-defect density are expensive and only available in small sizes, limiting their use for volume production.

Compared with p-i-n diodes grown on GaN substrates, GaN diodes grown on large-area Si substrates [14], [15] have been considered as a practical enabler that can greatly lower the cost using inexpensive and large-scale Si and taking advantage of the manufacturing compatibility with Si-CMOS processes. To date, both quasi-vertical diodes on original (111)Si growth substrate [14] and fully-vertical diodes after GaN thin film transfer to (100)Si [15] have been demonstrated. For quasi-vertical diodes, the anode and cathode are formed on the same side of the epilayers through metallization processes after mesa etching [12], [14], [16]. Under power operation, the nonuniformly distributed electrical field and current crowding effects tend to degrade the device performance and possibly long-term reliability [17]. To solve these issues, a fully-vertical p-i-n diode structure has been fabricated through a metal bonding and Si substrate removal process as reported in [15]. However, the device characteristics are still far away from the theoretical limit, and there is plenty of room for improvement, especially for the fully-vertical p-i-n diodes due to the more complicated process. A mature processing technology is thus




Fig. 1. Schematic of (a) epitaxial structure of p-i-n diodes grown on (111)Si, (b) quasi-vertical p-i-n diodes on original substrate (with no vertical overlap of two electrodes), and (c) fully-vertical p-i-n diodes with GaN thin film transferred onto a (100)Si receiver (with vertical overlap of two electrodes).

needed and a comprehensive understanding of both fully- and quasi-vertical configurations is highly desired, yet lacking.

In this paper, we report growth and fabrication of fully- and quasi-vertical GaN-on-Si p-i-n diodes. Both types of diodes demonstrate low differential specific ON-resistance (R_{ON}) and similar high-breakdown voltages (V_{br}). A record high Baliga figure-of-merit (FOM) of 0.3 GW/cm² has been achieved for GaN-on-Si fully-vertical diodes. A detailed comparison has also been made between these two kinds of devices starting from the same epitaxial wafer, regarding forward and reverse I - V characteristics, thermal behaviors, and switching performance.

II. DEVICE STRUCTURE AND FABRICATION PROCESS

The GaN p-i-n diode epilayers shown in Fig. 1(a) were grown by metal organic vapor phase epitaxy on a 6-in Si substrate. The p-i-n structure on Si started from a 1.5-μm-thick graded AlGaIn buffer, followed by a 500-nm-thick Si-doped n-GaN layer ($\sim n = 1 \times 10^{19}$ cm⁻³), a 2-μm-thick undoped i-GaN layer, and a 500-nm-thick Mg-doped p-type GaN ($\sim p = 2 \times 10^{17}$ cm⁻³).

For fabrication of quasi-vertical diodes with anode and cathode contacts on the same front side of the GaN film [Fig. 1(b)], mesa etching was first performed to expose the n-GaN using inductively coupled plasma dry etching. After sidewall treatment in 75 °C tetramethylammonium hydroxide (TMAH) to remove etching damage, sidewall passivation [18] was carried out by SiO₂ using plasma enhanced chemical vapor deposition. Subsequently, ohmic contact to p-GaN was performed by depositing 30/10-nm NiAu stack and annealing. The quasi-vertical devices were completed by depositing Cr/Al/Ti/Au stack as electrodes.

Fabrication of the fully-vertical diodes started from dry etching of the epilayers for device isolation, also followed by sidewall treatment in 75 °C TMAH and sidewall passivation by SiO₂. After ohmic contact formation, the wafer was flip-chip bonded onto a (100)Si receiver through Cu-Sn-Cu metal bonding. The (111)Si growth substrate was then removed by lapping and dry etching. Afterward, the buffer layer was removed by dry etching and Cr/Al/Ti/Au stack was deposited on the exposed n-GaN layer as n-electrode [Fig. 1(c)].

III. RESULTS AND DISCUSSION

Fig. 2 shows representative forward I - V characteristics of the fully- and quasi-vertical diodes with mesa diameters ranging from 60 to 300 μm. Fig. 2(a)-(c) show that for device with diameters equal to or smaller than 150 μm, the fully-vertical diodes present a larger R_{ON} than the quasi-vertical ones for current densities < 500 A/cm², while a smaller R_{ON} for densities > 500 A/cm². For smaller diodes (≤ 150 μm) at relatively low current regime (< 500 A/cm²), current can spread well over the entire junction area for both types. The difference in this regime can be attributed to a difference in dry etching damage. Quasi-vertical structures suffered less as only 2.7-μm-deep mesa etching was needed to expose n-GaN, while the whole GaN epilayer (~ 4.5 μm) of the fully-vertical diodes has to be etched through for individual GaN p-i-n diode isolation. Moreover, after the isolation and flip-chip bonding to the receiver, the buffer layer needed to be etched away for n-GaN exposure. As a result, fully-vertical diodes suffered more etching damage, leading to a higher R_{ON} at this current range (< 500 A/cm²). With increasing current density, current crowding at the edge of the n-electrode became obvious in the quasi-vertical structure that a higher R_{ON} was observed. In contrast, more uniform current spreading as expected occurred in the fully-vertical diodes, particularly for large size diodes and at high current density, resulting from the vertical electrodes with a short interelectrode current path. Data show that for diodes with diameters no smaller than 200 μm, the fully-vertical ones showed consistently smaller R_{ON} than its quasi-vertical counterpart even at relatively small current density [Fig. 2(d) and (e)]. Fig. 2(f) shows the ideality factor, n , extracted in the linear region of the I - V curves, to be 2.7 and 3.4 for quasi- and fully-vertical diodes, respectively, comparable to our previous work [19]. The slightly higher ideality factor in the fully-vertical diodes was associated with additional dry etch steps, causing more damage and enhanced recombination process under forward bias in the diode.

Fig. 3 shows the forward I - V characteristics of the vertical diodes at 25 °C and an elevated temperature of 160 °C. For both types of diodes, the turn-ON voltage decreases slightly with rising temperature due to increased thermally induced carrier concentration. However, after the diode was turned ON, the slope of I - V curve decreased at 160 °C, indicating an




Fig. 2. (a)–(e) Forward bias I – V characteristics of fully- and quasi-vertical diodes with diode mesa diameter ranging from 60 to 300 μm (black symbols); the corresponding specific ON-resistance for all the current level is also plotted (blue symbols). Very low specific $R_{\text{ON}} < 1 \text{ m}\Omega \cdot \text{cm}^2$ could be readily observed for fully-vertical diodes at high current injection. (f) Ideality factor for two kinds of diodes with a diameter of 150 μm .




Fig. 3. Comparison of forward bias I – V characteristics of two kinds of diodes (150 μm) at 25 °C and an elevated 160 °C.

increase of series resistance due to carrier mobility reduction in the n-type drift region at high temperatures [20]. The mobility reduction effect is more prominent in the quasi-vertical diodes because of the longer distance (dozens of micrometer) between the anode and the cathode. So for the quasi-vertical diodes, the I – V curves at 25 °C and 160 °C diverge more significantly at high current compared with the fully-vertical ones.

Table I summarized the differential specific R_{ON} measured at various current densities of the two types of diodes with different device sizes.

The R_{ON} of a typical 300- μm quasi-vertical diode at 300 A/cm^2 was extracted to be 6.4 $\text{m}\Omega \cdot \text{cm}^2$, which is much better than that reported in the literature [14] and our previous device [15], as a result of optimizing active layer structure and electrode design. For a 300- μm fully-vertical diode, R_{ON} at 300 A/cm^2 was extracted to be 2.2 $\text{m}\Omega \cdot \text{cm}^2$, which is only 34% of that extracted from the quasi-vertical diodes using the same epitaxial layers. Moreover, this number is also 33% smaller than our prior work on fully-vertical diodes [15]. The corresponding forward voltage was also significantly reduced to 4.5 V from previously reported

TABLE I

SUMMARY OF SPECIFIC R_{ON} FOR THE FULLY- AND QUASI-VERTICAL DIODES WITH VARIOUS DIAMETERS AT DIFFERENT INJECTION CURRENT LEVELS. THE LETTERS F AND Q DENOTE THE FULLY-VERTICAL AND QUASI-VERTICAL STRUCTURES

DIAMETER (μm)	60	100	150	200	300
V_{ON} (V) @ 1 A/cm^2	F 2.4	2.5	2.5	2.6	3.2
	Q 2.4	2.4	2.6	2.9	3.4
R_{ON} ($\text{m}\Omega \cdot \text{cm}^2$) @300 A/cm^2	F 2.4	2.5	2.3	1.9	2.2
	Q 2.3	2.6	3.2	3.8	6.4
R_{ON} ($\text{m}\Omega \cdot \text{cm}^2$) @1.0 kA/cm^2	F 1.0	0.9	1.0	0.8	-
	Q 1.3	1.8	2.4	3.4	-
R_{ON} ($\text{m}\Omega \cdot \text{cm}^2$) @ HIGHER DENSITY	F 0.5 @ 3.0 kA/cm^2	0.8 @ 1.5 kA/cm^2	0.7 @ 1.2 kA/cm^2	0.8 @ 1.0 kA/cm^2	1.8 @ 0.5 kA/cm^2
	Q 1.0 @ 3.0 kA/cm^2	1.7 @ 1.5 kA/cm^2	2.4 @ 1.2 kA/cm^2	3.4 @ 1.0 kA/cm^2	5.3 @ 0.5 kA/cm^2

8.3 V [15]. The significant improvement was attributed to three main reasons. First, the p-GaN metallization was optimized to be 30-/10-nm NiAu bilayer from the previous 5-/5-nm NiAu, improving the durability of the p-GaN ohmic contact after the flip-chip bonding and other thermal processes. Second, the n-GaN doping concentration was increased to $1 \times 10^{19} \text{ cm}^{-3}$, which can provide a better ON-resistance and smaller voltage drop across the n-GaN layer. Third, the n-electrode was changed from previously a cross-shaped electrode to almost full coverage of the n-GaN layer for better current spreading. As the current density was increased, even lower R_{ON} could be observed. In addition to the 300- μm devices, devices with smaller dimensions showed even lower R_{ON} due to better current spreading in a smaller area. For example, a 60- μm




Fig. 4. Reverse bias I - V characteristics of (a) quasi-vertical p-i-n diodes and (b) fully-vertical p-i-n diodes with various diode dimensions. (c) Comparison of two kinds of diodes with a mesa diameter of 150 μm . Insets: current density (J , A/cm²) versus voltage (V) characteristics.

diode at 3 kA/cm², the extracted R_{ON} was as small as 0.5 and 1 $\text{m}\Omega \cdot \text{cm}^2$ for fully- and quasi-vertical diodes, respectively, as a result of conductivity modulation.

Fig. 4 shows the reverse biased I - V and breakdown characteristics of both quasi- and fully-vertical diodes. With a 2- μm -thick i-GaN drift layer, the quasi-vertical p-i-n rectifiers demonstrated a uniform V_{br} of 390 V regardless of diode diameters. More importantly, the same V_{br} was measured for the fully-vertical diodes with various mesa diameters from 60 to 300 μm . The reverse leakage can be explained by variable-range hopping [21], [22] when the reverse voltage is smaller than 300 V while the trap-assisted space-charge-limited current [14], [15], [23] was thought to be the dominant mechanism when the voltage is over 300 V [19]. The same breakdown and low level of leakage current ($5 \sim 7 \times 10^{-3}$ A/cm² at 200 V) for both configurations of diodes




Fig. 5. (a) Forward bias I - V characteristics and (b) reverse bias I - V characteristics of quasi-vertical diodes with i-drift layer thickness from 2 to 3 μm . (c) Summary of specific R_{ON} and breakdown voltages for quasi-vertical diodes with increasing i-drift layer thickness.

TABLE II

THE THREE EPI-LAYERS SHARE THE SAME DOPING CONCENTRATION, I.E., MG-DOPED P-GaN ($\sim P = 2 \times 10^{17} \text{ cm}^{-3}$), UNDOPED I-GaN LAYER (CARRIER CONCENTRATION IN THE ORDER OF 10^{16} cm^{-3}), SI-DOPED N-GaN ($\sim N = 1 \times 10^{19} \text{ cm}^{-3}$), WHILE THE ONLY DIFFERENCE IS THE I-GaN THICKNESS

i-GaN Thickness (μm)	V_{ON} (V) @ 1 A/cm ²	R_{ON} ($\text{m}\Omega \cdot \text{cm}^2$) @ 300 A/cm ²	R_{ON} ($\text{m}\Omega \cdot \text{cm}^2$) @ 1.0 kA/cm ²	V_{br} (V)
2.0	2.4	2.6	1.8	390
2.6	2.5	4.0	3.3	460
3.0	2.4	4.7	3.6	515

indicate that these are the intrinsic properties of the grown epilayers, independent of the fabrication processes and diode configuration. With a consistently high V_{br} , a resultant record high Baliga FOM ($V_{\text{br}}^2/R_{\text{ON}}$) of 304 and 152 MW/cm² could be achieved for the 60- μm fully-vertical and quasi-vertical GaN-on-Si diodes at 3 kA/cm², respectively.

Further epistucture studies were also carried out to investigate parameters for device performance improvement. Fig. 5 shows the I - V characteristics of quasi-vertical diodes with three different i-GaN drift layer thicknesses from 2.0 to 2.6 μm and 3.0 μm . For quasi-vertical diodes with a diameter of 100 μm , higher breakdown voltage can be achieved by growing a thicker i-GaN drift layer. Slightly higher R_{ON} was measured at low current density but can still remain low at relatively higher current injection level as a result of conductivity modulation. Table II presents a corresponding quantitative summary of V_{ON} , R_{ON} , and V_{br} with increasing




Fig. 6. (a) Current waveforms during reverse recovery and (b) voltage waveforms during forward recovery of the fully-, quasi-vertical p-i-n GaN diode, and commercial fast Si rectifier (Fairchild, UF4004), respectively. (c) Current waveforms during reverse recovery of fully-vertical p-i-n GaN diode and Si rectifier at different temperatures.

i-layer thickness in a stepwise way. It is worth mentioning that the 515 V is the highest value for breakdown voltage reported for GaN p-i-n diodes grown on Si substrates, which shows great potential of our devices for low-cost high-voltage applications.

To explore the potential of the diodes for switching applications, switching performance was carried out to determine the clearing time of the minority carriers injected into the drift region. Similar reverse recovery time and maximum current (~ 70 mA) were measured for the fully- and quasi-vertical diodes, while a much longer reverse recovery time and larger maximum current (~ 500 mA) were observed for a commercial Si rectifier [Fig. 6(a)]. As a result, the turning-OFF energy of the fully- and quasi-vertical diodes during one recovery event




Fig. 7. Baliga FOM benchmarking of reported GaN p-i-n diodes on various substrates, including GaN, SiC, sapphire, and Si.

can be calculated to be around $0.21 \mu J$, which was 87% lower than that of the Si rectifier. This can be attributed to the very short carrier lifetime in GaN, at an order of 10 ns. In addition, only a small amount of carriers have to be removed in both vertical structures [24] due to the small device area and a thin drift layer (2 μm) in the structure compared with the Si diode. fully- and quasi-vertical diodes also share similar forward recovery performance [Fig. 6(b)], and the forward recovery voltage was extracted as ~ 30 and ~ 20 V for GaN p-i-n diodes and fast Si rectifier, respectively. In addition, it was observed that an elevated temperature of $80^\circ C$ has little influence on the reverse recovery performance [Fig. 6(c)], which is thought to be beneficial to the wide energy bandgap of GaN.

Fig. 7 benchmarks the performance of fully- and quasi-vertical GaN-on-Si p-i-n diodes in an FOM plot [8], [12], [14]–[16], [24]–[28]. In this paper, extremely low differential ON-resistance of 0.5 and 1 $m\Omega \cdot cm^2$ for 60- μm fully- and quasi-vertical diodes (2- μm -thick i-GaN drift layer) at 3 kA/cm² has been demonstrated, respectively. Compared with our previous work [15], the significant improvement resulted from optimized growth structure and p-type metal scheme. The differential ON-resistance of 0.5 $m\Omega \cdot cm^2$ at 3 kA/cm² is the lowest reported value for p-i-n diodes grown on foreign substrates. Meanwhile, the same breakdown voltage and low off-state leakage indicated the reliability of the fully-vertical device fabrication. Correspondingly, Baliga FOM can be calculated as 304 and 152 MW/cm² for fully- and quasi-vertical GaN-on-Si diodes, respectively.

IV. CONCLUSION

Record performance and a detailed comparison of the fully- and quasi-vertical GaN-on-Si p-i-n diodes are reported. A low R_{ON} of 0.5 and 1 $m\Omega \cdot cm^2$ was extracted for fully- and quasi-vertical diodes, respectively. It was found that current crowding effect is a dominant factor of R_{ON} , especially for large-size quasi-vertical diodes at high current density. With a 2.0- μm -thick drift layer, similarly high V_{br} of 390 V has been demonstrated for the two kinds of device structures, regardless of device diameters. The statically similar leakage current level and breakdown voltage of the two device

configurations demonstrated the reliability of the fabrication processes, particularly the effectiveness of the sidewall treatment and passivation. A longer drift region ($3.0\ \mu\text{m}$) can improve the breakdown voltage to over 500 V, which is the highest number reported for p-i-n diodes based on GaN-on-Si epilayers. The fully- and quasi-vertical diodes shared nearly identical but superior recovery performance compared with a commercial Si rectifier. The device characteristics indicate that both kinds of diodes are promising low-cost options for high-power applications.

V. ACKNOWLEDGMENT

The authors would like to thank staff of the Nanosystem Fabrication Facility at The Hong Kong University of Science and Technology for their technical support.


REFERENCES

- [1] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287–305, Feb. 2008.
- [2] M. S. Shur, "GaN based transistors for high power applications," *Solid-State Electron.*, vol. 42, no. 12, pp. 2131–2138, 1998.
- [3] S. Chowdhury and U. K. Mishra, "Lateral and vertical transistors using the AlGaIn/GaN Heterostructure," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3060–3066, Oct. 2013.
- [4] S. J. Pearton and F. Ren, "GaN electronics," *Adv. Mater.*, vol. 12, no. 21, pp. 1571–1580, 2000.
- [5] Y.-F. Wu, D. Kapolnek, J. P. Ibbetson, P. Parikh, B. P. Keller, and U. K. Mishra, "Very-high power density AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 48, no. 3, pp. 586–590, Mar. 2001.
- [6] M. Zhu *et al.*, "1.9-kV AlGaIn/GaN lateral Schottky barrier diodes on silicon," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 375–377, Apr. 2015.
- [7] E. Bahat-Treidel *et al.*, "Fast-switching GaN-based lateral power Schottky barrier diodes with low onset voltage and strong reverse blocking," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 357–359, Mar. 2012.
- [8] H. Ohta *et al.*, "Vertical GaN p-n junction diodes with high breakdown voltages over 4 kV," *IEEE Electron Device Lett.*, vol. 36, no. 11, pp. 1180–1182, Nov. 2015.
- [9] H. Nie *et al.*, "1.5-kV and $2.2\text{-m}\Omega\text{-cm}^2$ vertical GaN transistors on bulk-GaN substrates," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 939–941, Sep. 2014.
- [10] T. Uesugi and T. Kachi, "Which are the future GaN power devices for automotive applications, lateral structures or vertical structures?" in *CS MANTECH Tech. Dig.*, 2011, pp. 1–4.
- [11] I. C. Kizilyalli, A. P. Edwards, H. Nie, D. Disney, and D. Bour, "High voltage vertical GaN p-n diodes with avalanche capability," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3067–3070, Oct. 2013.
- [12] J. B. Limb, D. Yoo, J.-H. Ryou, S. C. Shen, and R. D. Dupuis, "Low on-resistance GaN pin rectifiers grown on 6H-SiC substrates," *Electron. Lett.*, vol. 43, no. 6, pp. 366–367, Mar. 2007.
- [13] T. G. Zhu *et al.*, "High-voltage GaN pin vertical rectifiers with $2\ \mu\text{m}$ thick i-layer," *Electron. Lett.*, vol. 36, no. 23, pp. 1971–1972, 2000.
- [14] Y. Zhang *et al.*, "GaN-on-Si vertical Schottky and p-n diodes," *IEEE Electron Device Lett.*, vol. 35, no. 6, pp. 618–620, Jun. 2014.
- [15] X. Zou, X. Zhang, X. Lu, C. W. Tang, and K. M. Lau, "Fully vertical GaN p-i-n diodes Using GaN-on-Si epilayers," *IEEE Electron Device Lett.*, vol. 37, no. 5, pp. 636–639, May 2016.
- [16] B.-S. Zheng *et al.*, "Suppression of current leakage along mesa surfaces in GaN-based p-i-n diodes," *IEEE Electron Device Lett.*, vol. 36, no. 9, pp. 932–934, Sep. 2015.
- [17] C.-K. Li and Y.-R. Wu, "Study on the current spreading effect and light extraction enhancement of vertical GaN/InGaIn LEDs," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 400–407, Feb. 2012.
- [18] Y. Zhang *et al.*, "Origin and control of OFF-state leakage current in GaN-on-Si vertical diodes," *IEEE Trans. Electron Devices*, vol. 62, no. 7, pp. 2155–2161, Jul. 2015.
- [19] X. Zou, X. Zhang, X. Lu, C. W. Tang, and K. M. Lau, "Breakdown ruggedness of quasi-vertical GaN-based p-i-n diodes on Si substrates," *IEEE Electron Device Lett.*, vol. 37, no. 9, pp. 1158–1161, Sep. 2016.
- [20] I. C. Kizilyalli, A. P. Edwards, O. Aktas, T. Prunty, and D. Bour, "Vertical power p-n diodes based on bulk GaN," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 414–422, Feb. 2015.
- [21] Y. Zhang *et al.*, "Design space and origin of off-state leakage in GaN vertical power diodes," in *IEDM Dig. Tech. Papers*, Dec. 2015, pp. 35.1.1–35.1.4.
- [22] D. V. Kuksenkov, H. Temkin, A. Osinsky, R. Gaska, and M. A. Khan, "Origin of conductivity and low-frequency noise in reverse-biased GaN p-n junction," *Appl. Phys. Lett.*, vol. 72, no. 11, pp. 1365–1367, 1998.
- [23] C. Zhou, Q. Jiang, S. Huang, and K. J. Chen, "Vertical leakage/breakdown mechanisms in AlGaIn/GaN-on-Si devices," *IEEE Electron Device Lett.*, vol. 33, no. 8, pp. 1132–1134, Aug. 2012.
- [24] I. C. Kizilyalli, A. P. Edwards, H. Nie, D. Bour, T. Prunty, and D. Disney, "3.7 kV vertical GaN PN diodes," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 247–249, Feb. 2014.
- [25] K. Nomoto *et al.*, "GaN-on-GaN p-n power diodes with 3.48 kV and $0.95\text{-m}\Omega\text{-cm}^2$: A record high figure-of-merit of 12.8 GW/cm^2 ," in *IEDM Dig. Tech. Papers*, Dec. 2015, pp. 9.7.1–9.7.4.
- [26] T. T. Kao *et al.*, "Homojunction GaN p-i-n rectifiers with ultra-low-on-state resistance," in *Proc. Int. Conf. Compound Semicond. Manuf. Technol., CS MANTECH*, Denver, CO, USA, 2014, pp. 157–160.
- [27] D. Yoo, J. Limb, J.-H. Ryou, W. Lee, and R. Dupuis, "Epitaxial growth and device design optimization of full-vertical GaN p-i-n rectifiers," *J. Electron. Mater.*, vol. 36, no. 4, pp. 353–358, 2007.
- [28] I. C. Kizilyalli, T. Prunty, and O. Aktas, "4-kV and $2.8\text{-m}\Omega\text{-cm}^2$ vertical GaN p-n diodes with low leakage currents," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1073–1075, Oct. 2015.



Xu Zhang (S'16) received the B.S. degree in microelectronic science from the University of Electronic Science and Technology of China, Sichuan, China, in 2010. He is currently pursuing the Ph.D. degree with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong.

His research interests include on the GaN-based vertical device fabrication and integrations.



Xinbo Zou (M'14) received the B.E. degree in electronic engineering from the Beijing University of Posts and Telecommunications, Beijing, China, in 2007, and the Ph.D. degree in electronic and computer engineering from the Hong Kong University of Science and Technology (HKUST), Hong Kong, in 2013.

He is currently a Research Assistant Professor with the Department of Electronic and Computer Engineering, HKUST, where he is involved in growth, fabrication, and characterization of GaN-based devices and nanostructures.



Xing Lu received the B.S. degree in microelectronics from Fudan University, Shanghai, China, and the Ph.D. degree in electronic and computer engineering from The Hong Kong University of Science and Technology, Hong Kong.

He is currently an Associate Professor with the State Key Laboratory of Electrical Insulation and Power Equipment, School of Electrical Engineering, Xi'an Jiaotong University, Xi'an, China.



Chak Wah Tang received the M.S. degree in electrical engineering from Taiwan National Cheng Kung University, Tainan, Taiwan, in 1996. He is currently with the Hong Kong University of Science and Technology, Kowloon, Hong Kong.



Kei May Lau (S'78–M'80–SM'92–F'01) received the B.S. and M.S. degrees in physics from the University of Minnesota, Minneapolis, MN, USA, and the Ph.D. degree in electrical engineering from Rice University, Houston, TX, USA.

She is currently a Fang Professor of Engineering at The Hong Kong University of Science and Technology, Hong Kong, where she is involved in compound semiconductor materials and device research for high-speed and photonic applications.